

Y50KPE

PHASE CONTROL THYRISTOR


Features:

- n Center amplifying gate
- n Metal case with ceramic insulator
- n Low on-state and switching losses

Typical Applications

- n AC controllers
- n DC and AC motor control
- n Controlled rectifiers

$I_{T(AV)}$ **1625A**
 V_{DRM}/V_{RRM} **1200~1800V**
 I_{TSM} **19.5 KA**
 I^2t **1901 10³A²S**



SYMBOL	CHARACTERISTIC	TEST CONDITIONS	T _J (°C)	VALUE			UNIT
				Min	Type	Max	
$I_{T(AV)}$	Mean on-state current	180° half sine wave 50Hz Double side cooled, T _{ns} =55°C	125			1625	A
V_{DRM} V_{RRM}	Repetitive peak off-state voltage Repetitive peak reverse voltage	V_{DRM} & V_{RRM} tp=10ms V_{DSM} & $V_{RSM}= V_{DRM}$ & V_{RRM} +100V	125	1200		1800	V
I_{DRM} I_{RRM}	Repetitive peak current	$V_{DM}= V_{DRM}$ $V_{RM}= V_{RRM}$	125			80	mA
I_{TSM}	Surge on-state current	10ms half sine wave	125			19.5	KA
I^2t	I ² T for fusing coordination	$V_R=0.6V_{RRM}$				1901	A ² s*10 ³
V_{TO}	Threshold voltage		125			1.01	V
r_T	On-state slop resistance					0.196	mW
V_{TM}	Peak on-state voltage	$I_{TM}=2500A$, F=24KN	125			1.5	V
dv/dt	Critical rate of rise of off-state voltage	$V_{DM}=0.67V_{DRM}$	125			300	V/μs
di/dt	Critical rate of rise of on-state current	$V_{DM}= 67\%V_{DRM}$ to3000A, Gate pulse t _r ≤0.5 μ s I _{GM} =1.5A Repetitive	125			150	A/μs
I_{rm}	Reverse recovery current	$I_{TM}=1600A$, tp=1000μs, di/dt=-20A/μs, $V_R=50V$	125			178	A
t_{rr}	Reverse recovery time					17.8	μs
Q_{rr}	Recovery charge					1588	μC
I_{GT}	Gate trigger current	$V_A=12V$, $I_A=1A$	25	40		300	mA
V_{GT}	Gate trigger voltage			0.8		3.0	V
I_H	Holding current			20		300	mA
V_{GD}	Non-trigger gate voltage	$V_{DM}=67\%V_{DRM}$	125	0.3			V
$R_{th(j-h)}$	Thermal resistance Junction to heat sink	At 180° sine' double side cooled Clamping force 24KN				0.024	°C /W
F_m	Mounting force			19		26	KN
T_{stg}	Stored temperature			-40		140	°C
W_t	Weight				470		g
Outline	KT50cT						




Fig.1




Fig.2




Fig.3




Fig.4




Fig.5




Fig.6




Fig.7




Fig.8




Fig.9




Fig.10

Outline:

